

FIG. 1A

FIG. 1B




FIG. 3

FIG. 2

Functional Unit

1 2 3 4

406

stage 1

stage 2

stage 3

stage 4

408

402

404

Cycle Actual Executed Code

0 1 2 3 4 5 6 7 8 9 10 11 12 13

Prologue

202

Kernel

104

Epilogue

204

FIG. 4A

FIG. 4B




FIG. 5




FIG. 6




FIG. 7




FIG. 8A




FIG 8B

cycle	RTL	inst.	latency
0	r1 <- 0		
1	r1 <- r1 * 5	mul	3
2	r1 <- r1 + 4	add	1
3	st [r2], r1		
4	st [r3], r1		

FIG. 9



EQ model or LE model w/ actual MUL latency of 3		EQ model w/ int. after cycle 2 or LE model w/ actual MUL latency of 2		EQ model w/ int. after cycle 1 or LE model w/ actual MUL latency of 1	
cycle	RTL	cycle	RTL	cycle	RTL
0	<div><div>r1</div><- 1</div>	0	<div><div>r1</div><- 1</div>	0	<div><div>r1</div><- 1</div>
1	<div><div>r1</div><-<div><div>r1</div></div>* 5</div>	1	<div><div>r1</div><-<div><div>r1</div></div>* 5</div>	1	<div><div>r1</div><-<div><div>r1</div></div>* 5</div>
2	<div><div>r1</div><-<div><div>r1</div></div>+ 8</div>	2	<div><div>r1</div><-<div><div>r1</div></div>+ 8</div>	2	<div><div>r1</div><-<div><div>r1</div></div>+ 8</div>
3	st [r2], <div><div>r1</div></div> ; store 9 into [r2]	3	st [r2], <div><div>r1</div></div> ; store 5 or 9 into [r2]	3	st [r2], <div><div>r1</div></div> ; store 13 into [r2]
4	st [r3], <div><div>r1</div></div> ; store 5 into [r3]	4	st [r3], <div><div>r1</div></div> ; store 5 or 9 into [r3]	4	st [r3], <div><div>r1</div></div> ; store 13 into [r3]

FIG. 10A

FIG. 10B


FIG. 10C

FIG. 11



(a) Traditional register allocation of the loop body.

FIG. 12A



(b) Modulo schedule-aware register allocation of the loop body.

FIG. 12B




FIG. 13




FIG. 14A

FIG. 14B

FIG. 14C